5

б

8

CLAIMS

What is claimed is:

- 1 1. A resource queue, comprising:
- (a) a plurality of entries, each entry having unique resources
 required for information processing;
 - (b) the plurality of entries allocated amongst a plurality of independent hardware threads such that the resources of more than one thread may be within the queue; and
 - (c) the entries allocated to one thread being capable of being interspersed among the entries allocated to another thread.

3

2

- 1 2. The resource queue of claim 1, further comprising:
- 2 (a) a first entry of one thread being capable of wrapping around the
 3 last entry of the same thread.
- 1 3. The queue of claim 1, further comprising:
 - (a) a head pointer and a tail pointer for at least one thread wherein the head pointer is the first entry of the at least one thread and the tail pointer is the last entry of the at least one thread, and
 - (b) one of the unique resources is a bank number to indicate how many times the head pointer has wrapped around the tail pointer in order to maintain an order of the resources for the at least one thread.
 - 4. The resource queue of claim 3, further comprising:
 - (a) at least one free pointer for the at least one thread indicating an entry in the queue available for resources of the at least one thread.
- The queue of claim 1, wherein the information processing furthercomprises:
 - (a) an out-of-order computer processor, and
- the resource queue may further comprise a load reorder queue
 and/or a store reorder queue and/or a global completion table
 and or a branch information queue.

6.	A resource queue in an out-of-order multithreaded computer			
	processor, comprising:			
	(a)	a loa	d reorder queue;	
	(b)	a sto	re reorder queue;	
	(c)	a glo	bal completion table;	
	(d)	a bra	anch information queue,	
		at lea	ast one of the queues comprising:	
		(i)	a plurality of entries, each entry having unique resources	
			required for information processing;	
		(ii)	the plurality of entries allocated amongst a plurality of	
			independent hardware threads such that the resources of	
			more than one thread may be within the queue; and	
		(iii)	the entries allocated to one thread being capable of being	
			interspersed among the entries allocated to another	
			thread;	
		(iv)	a first entry of one thread being capable of wrapping	
			around the last entry of the same thread;	
		(v)	a head pointer and a tail pointer for at least one thread	
			wherein the head pointer is the first entry of the at least	
			one thread and the tail pointer is the last entry of the at	
			least one thread;	
		(vi)	a bank number to indicate how many times the head	
			pointer has wrapped around the tail pointer in order to	
			maintain an order of the resources for the at least one	
			thread; and	
		(vii)	at least one free pointer for the at least one thread	
			indicating an entry in the queue available for resources of	
			the at least one thread.	
	6.	proc (a) (b) (c)	processor, (a) a loa (b) a sto (c) a glo (d) a bra at lea (i) (iii) (iv) (v) (vi)	

1	7.	A method of allocating a shared resource queue for multithreaded				
2		electronic data processing, comprising:				
3		(a)	determining if the shared resource queue is empty for a			
4			particular thread;			
5		(b)	finding the first entry of a particular thread;			
6		(c)	determining if the first entry and a free entry of the particular			
7			thread are the same;			
8		(d)	if, not advancing the first entry to the free entry;			
9		(e)	incrementing a bank number if the first entry passes the last			
10			entry before it finds the free entry;			
11 []		(f)	allocating the next free entry by storing resources for the			
12			particular thread.			
日2 日						
1	8.	The method of claim 7, further comprising deallocating multithreaded				
2	resources in the shared re		urces in the shared resource queue, comprising:			
# 3		(a)	locating the last entry in the shared resource queue pertaining			
5 4			to the particular thread;			
1 5		(b)	determining if the last entry is also the first entry for the			
3 4 5 6			particular thread;			
7		(c)	if not, finding the next entry pertaining to the particular thread;			
8		(d)	determining if the bank number of the next entry is the same as			
9			the last entry and if so, deallocating the next entry by marking			
10			the resources as invalid; and			
11		(e)	if not, then skipping over the next entry and decrementing the			
12			bank number;			
13		(f)	finding the next previous entry pertaining to the particular			
14			thread.			

5

6

(b)

(c)

threads;

means to decode said instructions;

1 9. The method of claim 7, further comprising flushing the shared 2 resource queue, comprising the steps of: setting a flush point indicative of an oldest entry to be 3 (a) 4 deallocated pertaining to the particular thread; and (b) invalidating all entries between the head pointer and the flush 5 point which have the same and greater bank number than the 6 7 bank number of the flush point. 1 10. A shared resource mechanism in a hardware multithreaded pipeline processor, said pipeline processor simultaneously processing a 2 plurality of threads, said shared resource mechanism comprising: a dispatch stage of said pipeline processor; (a) (b) at least one shared resource queue connected to the dispatch stage; dispatch control logic connected to the dispatch stage and to the (c) at least one shared resource queue; and (d) an issue queue of said pipeline processor connected to said dispatch stage and to the at least one shared resource queue; wherein the at least one shared resource queue allocates and 12 deallocates resources for at least two of said plurality of threads passing into 13 said issue queues in response to the dispatch control logic. 11. An apparatus to enhance processor efficiency, comprising: 1 2 (a) means to fetch instructions from a plurality of threads into a hardware multithreaded pipeline processor; 3

> Express Mail Label EK 595 506 059 US Docket No. ROC 9 2000 0282 Page 39

means to distinguish said instructions into one of a plurality of

2

· ·

- threads of execution, said pipelined processor comprising a

 fetch stage, a decode stage, and a dispatch stage; and

 at least one shared resource queue within said central

 processing unit, said shared resource queue having a plurality

 of entries pertaining to more than one thread in which entries

 pertaining to different threads are interspersed among each

 other.
 - 14. The computer processor of claim 13 wherein a first entry of one thread
 2 may be located after a last entry of said one thread.
 - 15. The computer processor of claim 14, wherein the hardware multithreaded pipelined processor in the central processing unit is an out-of-order processor.